93LC66B The 93AA66 is a 4K-bit Low-voltage Serial Electrically Erasable Prom Memory With an Org Pin Selectable Memory Configuration of X 8-bits or. bit organization (93LC66B) x16bits (93LC66B). .. Please specify which device, revision of silicon and Data Sheet (include Literature #) you are. 93LC66B datasheet, 93LC66B circuit, 93LC66B data sheet: MICROCHIP – 4K Microwire Compatible Serial EEPROM,alldatasheet, datasheet, Datasheet.
|Published (Last):||11 August 2007|
|PDF File Size:||16.48 Mb|
|ePub File Size:||18.73 Mb|
|Price:||Free* [*Free Regsitration Required]|
No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise.
The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin. After execution of an instruction i.
This falling edge of the CS pin initiates the self-timed programming cycle. As soon as CS is high, the device is no longer in the standby mode. Chandler, AZ Tel: This is a stress rating only and functional datashwet of the device at those or any other conditions above those indicated in the operational listings of this specication is not implied.
4K Microwire Compatible Serial EEPROM
After the last data bit is put on the DI pin, the falling edge of CS initiates the self-timed autoerase and programming cycle. Data bits are also clocked out on the positive edge of CLK.
An instruction following a START satasheet will only be executed if the required amount of opcodes, addresses, and data bits for any particular instruction is clocked in.
During power-down, the source data protection circuitry acts to inhibit all programming modes when Vcc has fallen below 2. Datasheer power-up, the device is automatically in the EWDS mode.
These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is datasehet Table and Table CS is brought low following the loading of the last address bit. Opcode, address, and data bits are clocked in on the positive edge of CLK. If CS is high, but a START condition has not been detected, any number of clock cycles can be received by the device without changing its status i.
During power-up, all programming modes of operation are inhibited until VCC has reached a level greater than 2. No licenses are conveyed, implicitly or otherwise, under 93lc666b intellectual property rights. Your local Microchip sales ofce. All other trademarks mentioned herein are the property of their respective companies.
93LC66B datasheet, Pinout ,application circuits 4K Microwire Compatible Serial EEPROM
This gives the controlling master freedom in preparing opcode, address, and data. To determine if an errata sheet exists for a particular device, please contact one of the following: Exposure to maximum rating conditions for extended periods datasheey affect device reliability.
Under such a condition the voltage level seen at Data Out is undened and will depend upon the relative impedances of Data Out and the signal source driving A0.
Sequential read is possible when CS is held high. Advanced CMOS technology makes these devices ideal for low power nonvolatile memory applications. A high level selects the device; a low level deselects the device and forces it into standby mode.
The memory data will automatically cycle datasheer the next register and output sequentially. The Microchip logo and name are registered trademarks of Microchip Technology Inc.
(PDF) 93LC66B Datasheet download
If CS is brought low during a program cycle, the device will go into standby mode as soon as the programming cycle is completed.
M Preliminary Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. However, a programming 93c66b which is already in progress will be completed, 93lcc66b of the Chip Select CS input signal.
This application is not tested but guaranteed by characterization.